Skip to content

Actions: siliconcompiler/fpga-timing-coverage-suite

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
46 workflow runs
46 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[Docs] Added Image Description of Benchmark Suite lint #46: Pull request #24 opened by Minchan-Kwon
17s Minchan-Kwon:master
Minchan-Kwon:master
17s
Merge pull request #23 from siliconcompiler/feature-docs lint #45: Commit 1041d08 pushed by AlexandreSinger
22s master
master
22s
[Docs] Updated Syntax Docs Based on Feedback lint #44: Pull request #23 opened by AlexandreSinger
18s feature-docs
feature-docs
18s
Merge pull request #22 from siliconcompiler/feature-docs lint #43: Commit 4274132 pushed by AlexandreSinger
18s master
master
18s
[Docs] Added Query Commands to SDC Syntax Docs lint #42: Pull request #22 synchronize by AlexandreSinger
17s feature-docs
feature-docs
17s
[Docs] Added Query Commands to SDC Syntax Docs lint #41: Pull request #22 opened by AlexandreSinger
19s feature-docs
feature-docs
19s
Merge pull request #21 from siliconcompiler/feature-docs lint #40: Commit 748f16d pushed by AlexandreSinger
36s master
master
36s
[Docs] Added Syntax Coverage Draft lint #39: Pull request #21 opened by AlexandreSinger
19s feature-docs
feature-docs
19s
Merge pull request #20 from Minchan-Kwon/Edits lint #38: Commit 8d43039 pushed by AlexandreSinger
19s master
master
19s
Verilog Syntax Issues Resolved lint #37: Pull request #20 synchronize by Minchan-Kwon
20s Minchan-Kwon:Edits
Minchan-Kwon:Edits
20s
Verilog Syntax Issues Resolved lint #36: Pull request #20 synchronize by Minchan-Kwon
16s Minchan-Kwon:Edits
Minchan-Kwon:Edits
16s
Verilog Syntax Issues Resolved lint #35: Pull request #20 opened by Minchan-Kwon
16s Minchan-Kwon:Edits
Minchan-Kwon:Edits
16s
Merge pull request #19 from siliconcompiler/feature-benchmarks lint #34: Commit aa0e6bb pushed by AlexandreSinger
18s master
master
18s
[Suite] Fixed Basic Set IO Delay lint #33: Pull request #19 opened by AlexandreSinger
18s feature-benchmarks
feature-benchmarks
18s
Merge pull request #18 from AlexandreSinger/feature-docs lint #32: Commit 99c8faa pushed by AlexandreSinger
16s master
master
16s
[Docs] Updated Image with Better Name for Verilog Files lint #31: Pull request #18 opened by AlexandreSinger
17s feature-docs
feature-docs
17s
Merge pull request #17 from AlexandreSinger/feature-ci lint #30: Commit f39aa8b pushed by AlexandreSinger
19s master
master
19s
[CI] Updated Lint to Run on Push to Master lint #29: Pull request #17 opened by AlexandreSinger
17s feature-ci
feature-ci
17s
[Suite] Renamed Test Suite Script lint #28: Pull request #16 opened by AlexandreSinger
15s feature-docs
feature-docs
15s
[Docs] Updated README with More General Info lint #27: Pull request #15 opened by AlexandreSinger
25s feature-docs
feature-docs
25s
[CI] Added Spell Checking to Repo lint #26: Pull request #14 synchronize by AlexandreSinger
17s feature-ci
feature-ci
17s
[CI] Added Spell Checking to Repo lint #25: Pull request #14 opened by AlexandreSinger
17s feature-ci
feature-ci
17s
[Benchmarks] Added RCA V2 Benchmark lint #24: Pull request #13 opened by AlexandreSinger
18s feature-sdc-benchmarks
feature-sdc-benchmarks
18s
[CI] Added TCLint to CI lint #23: Pull request #12 opened by AlexandreSinger
42s feature-ci-tclint
feature-ci-tclint
42s
[Script] Created Script to Visualize Results lint #22: Pull request #11 opened by AlexandreSinger
15s feature-verify-timing
feature-verify-timing
15s